Testonica Lab home
Welcome to DefSim!
Quick Links
    Ever wondered how well fault models describe real defects in CMOS circuits?

Wanted to observe the real behavior of bridging and open faults and compare it with simulation data?
DefSim Chips
 
Do not have real defective chips at hand?
 
DefSim Logo Experiment with real CMOS defects!

Compare the efficiency of voltage and  Iddq testing!


Try DefSim – the defective IC!